

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO | | |
|-------------------------------------|---------------------|----------------------|-------------------------|------------------|--|--|
| 10/070,013 | 07/29/2002 | Tajinder Manku | 085907-000000US | 5890 | | |
| 20350 | 7590 08/25/2004 | | EXAM | EXAMINER | | |
| TOWNSEND AND TOWNSEND AND CREW, LLP | | | JACKSON, | JACKSON, BLANE J | | |
| TWO EMBA | RCADERO CENTER | | | | | |
| EIGHTH FLO | OOR | | ART UNIT | PAPER NUMBER | | |
| SAN FRANC | ISCO, CA 94111-3834 | | 2685 | | | |
| | | | DATE MAILED: 08/25/2004 | 4 | | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | | | | <u>a la</u> | | | |
|---|--|--|--|--|-------------|--|--|--|
| | | Application No |). A | (pplicant(s) | 1110 | | | |
| • , | | 10/070,013 | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | MANKU ET AL. | ()c | | | |
| • | Office Action Summary | Examiner | | Art Unit | | | | |
| | | Blane J Jackso | n 2 | 685 | | | | |
| Period f | The MAILING DATE of this communication | n appears on the cov | er sheet with the con | respondence addr | ess | | | |
| | OF REPLY ORTENED STATUTORY PERIOD FOR R | EDIVIS SET TO E | ADIDE 3 MONTH(S) | EDOM | | | | |
| THE - External after of the control | MAILING DATE OF THIS COMMUNICATION OF THIS C | ON. FR 1.136(a). In no event, ho on. , a reply within the statutory no period will apply and will expired statute, cause the application | wever, may a reply be timely ninimum of thirty (30) days w re SIX (6) MONTHS from the n to become ABANDONED (| r filed ill be considered timely. mailing date of this com (35 U.S.C. § 133). | munication. | | | |
| Status | | | | | | | | |
| 1)⊠ | Responsive to communication(s) filed on | 27 July 2002. | | | | | | |
| • | <u> </u> | | | | | | | |
| 3)□ | | | | | | | | |
| -,_ | closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. | | | | | | | |
| Disposit | tion of Claims | | | | | | | |
| 4 1⊠ | Claim(s) <u>1-29,31 and 32</u> is/are pending in | the application. | | | | | | |
| بصر. | 4a) Of the above claim(s) is/are withdrawn from consideration. | | | | | | | |
| 5)[7] | Claim(s) is/are allowed. | | | | | | | |
| 6)⊠ | | | | | | | | |
| · — | | | | | | | | |
| · | Claim(s) are subject to restriction a | and/or election requi | rement. | | | | | |
| Applicat | tion Papers | | | | | | | |
| 9)[7 | The specification is objected to by the Exa | aminer. | | | | | | |
| ,— | 10)⊠ The drawing(s) filed on <u>27 July 2002</u> is/are: a)□ accepted or b)□ objected to by the Examiner. | | | | | | | |
| ,— | Applicant may not request that any objection t | | | | | | | |
| | Replacement drawing sheet(s) including the c | оrrection is required if | the drawing(s) is object | ted to. See 37 CFF | ₹ 1.121(d). | | | |
| 11) | The oath or declaration is objected to by the | | | | | | | |
| Priority | under 35 U.S.C. § 119 | | | | | | | |
| 12) | Acknowledgment is made of a claim for fo | reian priority under : | 35 U.S.C. & 119(a)-(| d) or (f). | | | | |
| |)⊠ All b)□ Some * c)□ None of: | roigi. phonty undor t | , o o.o.o. | 27 0. (17. | | | | |
| ٠., | 1.☐ Certified copies of the priority docu | ments have been re | ceived. | | | | | |
| | 2. Certified copies of the priority docu | | | ı No | | | | |
| | 3.⊠ Copies of the certified copies of the | | • • | | tage | | | |
| | application from the International B | | | | Ū | | | |
| * | See the attached detailed Office action for | • | | | | | | |
| | | | | | | | | |
| Attachme | nt(c) | | | | | | | |
| _ | ուլեյ ce of References Cited (PTO-892) | 4) [| Interview Summary (P | TO-413) | | | | |
| 2) Noti | ce of Draftsperson's Patent Drawing Review (PTO-94 | 18) | Paper No(s)/Mail Date | · | | | | |
| | rmation Disclosure Statement(s) (PTO-1449 or PTO/S er No(s)/Mail Date <u>7, 8</u> . | | Notice of Informal Pate Other: | ent Application (PTO-1 | ,52) | | | |

Application/Control Number: 10/070,013 Page 2

Art Unit: 2685

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-4, 12-24, 26-29, 31 and 32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ward et al. (U.S. Patent 4,736,390) with a view to Tilley et al. (U.S. Patent 6,225,848).

As to claims 1, 4 and 31, Ward teaches a radio frequency *down-converter* and method for reduced local oscillator leakage for demodulating an input signal X(t) comprising:

A synthesizer for generating mixing signals S1 and S2, which vary irregularly over time where S1 x S2 has significant power at the frequency of a local oscillator signal being emulated and neither S1 nor S2 has significant power at the frequency of the local oscillator signal being emulated (figure 2, S1 is PN code modulated LO and S2 is the PN code making them irregular in time, column 6, lines 45-60),

A first mixer coupled to the synthesizer for mixing the input signal X(t) with the mixing signal S1 to generate an output signal X(t)S1 (figure 2, mixer (30) or figure 4 for quadrature mixer configuration where the first mixer(s) are (44) and (47)), and,

Application/Control Number: 10/070,013

Art Unit: 2685

A second mixer coupled to the synthesizer and to the output of the first mixer for mixing the signal X(t)S1 with the mixing signal S2 to generate an output signal X(t)S1S2 (figure 2, first mixer (30) and second mixer (34), column 5, lines 12 to column 6, line 10).

Ward teaches a technique for reducing the DC offset as regards to a zero or direct conversion IF receiver where DC offset is primarily due to RF leakage between the RF and oscillator ports of the mixer causing either the RF or local oscillator signal to mix with itself (column 4, line 63 to column 5, line 14). Ward does not teach this technique is applied to an up-converter.

Tilley teaches a closed loop error correction circuit for correcting DC offset applicable to analog and digital radio receivers and transmitters (figures 1-4, column 6, lines 42-60) where his technique is shown in the context of a radio receiver (column 5, lines 46). Tilley points out that even small quantities of DC offsets can saturate the signal path (column 1, lines 26-51). Since Tilley teaches the need for DC offset correction in the radio receiver and transmitter (column 5, lines 47-51), it would have been obvious to one of ordinary skill in the art at the time of the invention to apply the DC offset reduction technique of Ward to the transmitter as well as the receiver as taught by Tilley to reduce the problems associated with DC offset in both sides of a transceiver.

As to claims 2 and 3, Ward teaches the synthesizer further comprises:

a synthesizer for generating mixing signals S1 and S2 where S1XS1XS2 or S1xS1xS2 does not have a significant amount of power within the bandwidth of the input signal X(t) at base band (figures 2 and 3A-3E, power removed by HPF after first mixer (30)).

As to claim 12, with respect to claim 3, Ward teaches the synthesizer for generating mixing signals S1 and S2 where the mixing signals S1 and S2 can change with time in order to reduce errors (the PN code modulated into the RF frequency and provided to the second mixer changes with time to reduce error, column 5, lines 12-23).

As to claims 13-17, Tilley of Ward modified teaches the details of a radio frequency up-converter of claim 3 further comprising a DC offset correction circuit comprising:

a DC offset generating circuit for generating a DC offset voltage (figure 2), a summer for adding the DC offset voltage to an output of one of the mixers (summer (224)), and

a DC error level utilizing a power, voltage and current aspects of a measurement circuit for modifying the level of the DC offset voltage to minimize error level (closed loop of figure 2, column 2, lines 31-51, figure 3, column 3, line 67 to column 4, line 35).

As to claims 18 and 19, Ward teaches a filter for removing unwanted signal components for the X(t)S1 signal (figures 2 or 4, a low/ high pass filter (35), (36) or (45), column 5, lines 56-66).

As to claims 20-21, Ward teaches the mixing signals S1 and S2 are based on a pseudo-random noise generator (figure 2: PN Code Generator (33), column 5, lines 19-23 and column 7, lines 2-11).

As to claim 22, Ward teaches a synthesizer uses a single time base to generate both mixing signals S1 and S2 (PN code generator, considered part of the "synthesizer" drives both LO signal paths, figure 2).

As to claims 23 and 24, Ward teaches double balanced mixers with inherent port isolation since port isolation is necessary to reduce DC offsets (column 4, line 63 to column 5, line 4). It is well known in the art that Gilbert cell mixers require the local oscillator input to be a digital or square differential waveform to properly switch the modulating transistors on and off for expected performance.

As to claims 26 and 27 with respect to claim 4, Tilley of Ward modified teaches the closed loop error correction circuit comprises analogue components (column 6, lines 42-67) but is silent as to comprising a digital signal processor. Since Tilley also teaches providing the circuit as an IC with digital storage, it would have been obvious to one of

Art Unit: 2685

ordinary skill in the art at the time of the invention to alternatively employ a DSP in the circuit of Tilley of Ward modified to digitally process the DC offset error control loop.

As to claim 32, Ward (and Tilley) of Ward modified teaches an integrated circuit comprising the radio frequency up-converter of claim 1 (column 4, lines 43-49).

3. Claim 25 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ward et al. and Tilley et al. with a view to Bartusiak (U.S. Patent 6,016,422).

As to claim 25, Ward and Tilley do not teach a direct conversion transceiver where a local oscillator coupled to the synthesizer for providing a periodic signal having a frequency that is an integral multiple of the frequency of the local oscillator signal being emulated.

Bartusiak teaches a simple prior art method for generating radio frequency quadrature LO signals for direct conversion transceivers where the RF VCO runs at twice the frequency of the transmit signal frequency and applied to a signal generator system to both divide the frequency of the RF signal in half and generate a pair of signals in phase quadrature (figures 1-3, column 3, lines 7-19).

It would have been obvious to one of ordinary skill in the art at the time of the invention to modify Ward modified with the LO signal generation method of Bartusiak to obviate the need for an offset loop and to reduce the susceptibility of the RF VCO to remodulation.

Application/Control Number: 10/070,013

Art Unit: 2685

Allowable Subject Matter

4. Claims 5-11 and 28 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

- 5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Grandfield (U.S. Patent 5,448,772) discloses a stacked double balanced mixer circuit based on the Gilbert Cell. Pace et al. (U.S. Patent 5,471,665) discloses a differential DC offset compensation circuit for a direct conversion receiver.
- 6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Blane J Jackson whose telephone number is (703) 305-5291. The examiner can normally be reached on Monday through Friday, 8:00 AM-5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Edward Urban can be reached on (703) 305-4385. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Page 7

Application/Control Number: 10/070,013

Art Unit: 2685

Page 8

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

BJJ

NICK CORSARO PRIMARY EXAMINER